

**SIC NMOSFET FOR USE AS A POWER SWITCH AND
A METHOD OF MANUFACTURING THE SAME**

Inventors: Ashraf W. Lotfi
48 Shaffer Road
Bridgewater, New Jersey 08807

Jian Tan
50 Huntely Way
Bridgewater, New Jersey 08807

Assignee: Lucent Technologies Inc.
600 Mountain Avenue
Murray Hill, New Jersey 07974-0636

CERTIFICATE OF EXPRESS MAIL

I hereby certify that this correspondence, including the attachments listed, is being deposited with the United States Postal Service, Express Mail - Post Office to Addressee, Receipt No. EL17602903US in an envelope addressed to Commissioner of Patents and Trademarks, Washington, D.C. 20231, on the date shown below.

11/23/99
Date of Mailing

Elizabeth Schumacher
Typed or printed name of person mailing

Elizabeth Schumacher
Signature of person mailing

Hitt Chwang & Gaines, P.C.
225 University Plaza
275 West Campbell Road
Richardson, Texas 75080
972-480-8800

**SiC NMOSFET FOR USE AS A POWER SWITCH AND
A METHOD OF MANUFACTURING THE SAME**

TECHNICAL FIELD OF THE INVENTION

5 The present invention is directed, in general, to semiconductor fabrication and, more specifically, to a silicon carbide metal oxide semiconductor field effect transistor (SiC MOSFET) having high breakdown voltage, a method of manufacturing the same and a semiconductor device incorporating the SiC MOSFET or the method.

BACKGROUND OF THE INVENTION

10 A power converter is a power processing circuit that converts an input voltage waveform into a specified output voltage waveform. In many applications requiring a stable and well-regulated output, switched-mode power converters are frequently employed for an
15 advantage. Switched-mode power converters generally include an inverter, a transformer having a primary winding coupled to the inverter, an output rectifier coupled to a secondary winding of the transformer, an output filter and a controller. The inverter generally includes a power switch, such as a field-effect

transistor (FET), that converts an input voltage to a switched voltage that is applied across the transformer. The transformer may transform the voltage to another value and the output circuit generates a desired voltage at the output of the converter. The
5 output filter typically includes an inductor and an output capacitor. The output capacitor smooths and filters the output voltage for delivery to a load.

In many power converter applications, the output voltage requirements and therefore the voltage handling requirements of the power switch, are large. In a conventional silicon semiconductor wafer, large voltage handling capability is difficult to achieve in a laterally constructed FET due to the inherently close proximity of the source and drain. This arrangement thereby causes lower than desired values of breakdown voltage for the device. This has
10 often necessitated the use of a power switch called a vertical device metal oxide semiconductor FET (VDMOSFET). The VDMOSFET is constructed such that the drain is positioned on the bottom of the device, and the source is positioned on the top, with the gate vertically interposed between the drain and source. This vertical
15 arrangement allows the VDMOSFET to achieve a larger breakdown voltage, and therefore, allows the VDMOSFET to accommodate a larger operating voltage while using conventional silicon semiconductor wafer technology.
20

Unfortunately, the VDMOSFET has a greater intrinsic on-resistance, which becomes important when the VDMOSFET is used as a switch, and also possesses a greater intrinsic capacitance. The greater on-resistance and capacitance are due, in part, to the increased separation of the source and drain and the added layers needed to obtain the larger breakdown and operating voltage capability. The greater on-resistance of the VDMOSFET increases the losses contributed by the VDMOSFET and may therefore reduce an overall efficiency of a power converter employing the VDMOSFET. Additionally, the added capacitance decreases switching speed and therefore may increase switching losses as well.

Another problem arises from the general trend of such electronic devices toward ever smaller device sizes and ever greater packing density. As the VDMOSFET's size continues to shrink and device packing density increases, the junction field effect transistor resistance of the vertical region between the two adjacent P wells also increase, thereby inhibiting the performance of the device even further. Thus, the VDMOSFET's use in such power converters may be substantially limited in the near future due to these physical limitations.

Accordingly, what is needed in the art is a MOSFET that provides an advantageous breakdown voltage characteristic while exhibiting a low on-resistance as a switch.

SUMMARY OF THE INVENTION

To address the above-discussed deficiencies of the prior art, the present invention provides a lateral metal-oxide semiconductor field effect transistor (MOSFET) formed over or within a substrate of a semiconductor wafer, a method of manufacturing the same and a semiconductor device incorporating the MOSFET or the method. In one embodiment, the MOSFET includes a silicon carbide layer that is located over or within, and preferably on, the substrate having a gate, which is formed on the silicon carbide layer. Source and drain regions are located in the silicon carbide layer and are laterally offset from the gate. In a preferred embodiment, the silicon carbide has a breakdown field greater than a breakdown field of silicon. For example, in one particularly advantageous embodiment, the breakdown voltage of the silicon carbide heavily doped p-n junction is at least about 10 volts.

The present invention therefore introduces the broad concept of employing silicon carbide in a lateral MOSFET device to increase a breakdown voltage of the MOSFET. The breakdown voltage is a critical parameter affecting a range of applications for the MOSFET device. The breakdown voltage is of particular importance in MOSFET devices that are employed as switches in power related applications, such as power converters. The lateral MOSFET device

offers additional advantages, particularly in power application embodiments, since its on-resistance as a switch is inherently lower than vertically structured devices. The inherently lower on-resistance raises the efficiency of power converters and other switching devices employing the lateral MOSFET. Additionally, the ability to integrate silicon carbide lateral MOSFET devices and complementary metal oxide semiconductor (CMOS) devices onto the same semiconductor wafer allows power supplies to be located in close proximity to their load circuits.

The source and drain regions of the MOSFET are preferably doped with an N-type dopant and are preferably formed in a tub doped with a P-type dopant.

In another embodiment, the MOSFET further includes a buried oxide layer. The buried oxide layer may be formed in the substrate. However, in one advantageous embodiment, it is formed in the substrate. The gate and substrate may be comprised of conventional materials, such as poly-silicon and silicon, respectfully. In those embodiments where the silicon carbide is formed on a silicon substrate, a 3C silicon carbide structure is formed. In yet another embodiment, the MOSFET is formed on a semiconductor wafer that includes a CMOS device, which, in certain embodiments, may form a drive controller for a power converter.

The MOSFET device as provided by the present invention may have various uses. One particular useful application is where the MOSFET is a power switch employed in a power train of a power converter.

5 Another aspect of the present invention provides a method of forming a lateral MOSFET over or within a substrate of a semiconductor wafer. In one embodiment, the method comprises forming a silicon carbide layer over the substrate, forming a gate on the silicon carbide layer, and forming source and drain regions in the silicon carbide layer laterally offset from the gate. The method may further include annealing the source and drain regions at about 1200° C.

10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
105
110
115
120
125
130
135
140
145
150
155
160
165
170
175
180
185
190
195
200
205
210
215
220
225
230
235
240
245
250
255
260
265
270
275
280
285
290
295
300
305
310
315
320
325
330
335
340
345
350
355
360
365
370
375
380
385
390
395
400
405
410
415
420
425
430
435
440
445
450
455
460
465
470
475
480
485
490
495
500
505
510
515
520
525
530
535
540
545
550
555
560
565
570
575
580
585
590
595
600
605
610
615
620
625
630
635
640
645
650
655
660
665
670
675
680
685
690
695
700
705
710
715
720
725
730
735
740
745
750
755
760
765
770
775
780
785
790
795
800
805
810
815
820
825
830
835
840
845
850
855
860
865
870
875
880
885
890
895
900
905
910
915
920
925
930
935
940
945
950
955
960
965
970
975
980
985
990
995
1000
1005
1010
1015
1020
1025
1030
1035
1040
1045
1050
1055
1060
1065
1070
1075
1080
1085
1090
1095
1100
1105
1110
1115
1120
1125
1130
1135
1140
1145
1150
1155
1160
1165
1170
1175
1180
1185
1190
1195
1200
1205
1210
1215
1220
1225
1230
1235
1240
1245
1250
1255
1260
1265
1270
1275
1280
1285
1290
1295
1300
1305
1310
1315
1320
1325
1330
1335
1340
1345
1350
1355
1360
1365
1370
1375
1380
1385
1390
1395
1400
1405
1410
1415
1420
1425
1430
1435
1440
1445
1450
1455
1460
1465
1470
1475
1480
1485
1490
1495
1500
1505
1510
1515
1520
1525
1530
1535
1540
1545
1550
1555
1560
1565
1570
1575
1580
1585
1590
1595
1600
1605
1610
1615
1620
1625
1630
1635
1640
1645
1650
1655
1660
1665
1670
1675
1680
1685
1690
1695
1700
1705
1710
1715
1720
1725
1730
1735
1740
1745
1750
1755
1760
1765
1770
1775
1780
1785
1790
1795
1800
1805
1810
1815
1820
1825
1830
1835
1840
1845
1850
1855
1860
1865
1870
1875
1880
1885
1890
1895
1900
1905
1910
1915
1920
1925
1930
1935
1940
1945
1950
1955
1960
1965
1970
1975
1980
1985
1990
1995
2000
2005
2010
2015
2020
2025
2030
2035
2040
2045
2050
2055
2060
2065
2070
2075
2080
2085
2090
2095
2100
2105
2110
2115
2120
2125
2130
2135
2140
2145
2150
2155
2160
2165
2170
2175
2180
2185
2190
2195
2200
2205
2210
2215
2220
2225
2230
2235
2240
2245
2250
2255
2260
2265
2270
2275
2280
2285
2290
2295
2300
2305
2310
2315
2320
2325
2330
2335
2340
2345
2350
2355
2360
2365
2370
2375
2380
2385
2390
2395
2400
2405
2410
2415
2420
2425
2430
2435
2440
2445
2450
2455
2460
2465
2470
2475
2480
2485
2490
2495
2500
2505
2510
2515
2520
2525
2530
2535
2540
2545
2550
2555
2560
2565
2570
2575
2580
2585
2590
2595
2600
2605
2610
2615
2620
2625
2630
2635
2640
2645
2650
2655
2660
2665
2670
2675
2680
2685
2690
2695
2700
2705
2710
2715
2720
2725
2730
2735
2740
2745
2750
2755
2760
2765
2770
2775
2780
2785
2790
2795
2800
2805
2810
2815
2820
2825
2830
2835
2840
2845
2850
2855
2860
2865
2870
2875
2880
2885
2890
2895
2900
2905
2910
2915
2920
2925
2930
2935
2940
2945
2950
2955
2960
2965
2970
2975
2980
2985
2990
2995
3000
3005
3010
3015
3020
3025
3030
3035
3040
3045
3050
3055
3060
3065
3070
3075
3080
3085
3090
3095
3100
3105
3110
3115
3120
3125
3130
3135
3140
3145
3150
3155
3160
3165
3170
3175
3180
3185
3190
3195
3200
3205
3210
3215
3220
3225
3230
3235
3240
3245
3250
3255
3260
3265
3270
3275
3280
3285
3290
3295
3300
3305
3310
3315
3320
3325
3330
3335
3340
3345
3350
3355
3360
3365
3370
3375
3380
3385
3390
3395
3400
3405
3410
3415
3420
3425
3430
3435
3440
3445
3450
3455
3460
3465
3470
3475
3480
3485
3490
3495
3500
3505
3510
3515
3520
3525
3530
3535
3540
3545
3550
3555
3560
3565
3570
3575
3580
3585
3590
3595
3600
3605
3610
3615
3620
3625
3630
3635
3640
3645
3650
3655
3660
3665
3670
3675
3680
3685
3690
3695
3700
3705
3710
3715
3720
3725
3730
3735
3740
3745
3750
3755
3760
3765
3770
3775
3780
3785
3790
3795
3800
3805
3810
3815
3820
3825
3830
3835
3840
3845
3850
3855
3860
3865
3870
3875
3880
3885
3890
3895
3900
3905
3910
3915
3920
3925
3930
3935
3940
3945
3950
3955
3960
3965
3970
3975
3980
3985
3990
3995
4000
4005
4010
4015
4020
4025
4030
4035
4040
4045
4050
4055
4060
4065
4070
4075
4080
4085
4090
4095
4100
4105
4110
4115
4120
4125
4130
4135
4140
4145
4150
4155
4160
4165
4170
4175
4180
4185
4190
4195
4200
4205
4210
4215
4220
4225
4230
4235
4240
4245
4250
4255
4260
4265
4270
4275
4280
4285
4290
4295
4300
4305
4310
4315
4320
4325
4330
4335
4340
4345
4350
4355
4360
4365
4370
4375
4380
4385
4390
4395
4400
4405
4410
4415
4420
4425
4430
4435
4440
4445
4450
4455
4460
4465
4470
4475
4480
4485
4490
4495
4500
4505
4510
4515
4520
4525
4530
4535
4540
4545
4550
4555
4560
4565
4570
4575
4580
4585
4590
4595
4600
4605
4610
4615
4620
4625
4630
4635
4640
4645
4650
4655
4660
4665
4670
4675
4680
4685
4690
4695
4700
4705
4710
4715
4720
4725
4730
4735
4740
4745
4750
4755
4760
4765
4770
4775
4780
4785
4790
4795
4800
4805
4810
4815
4820
4825
4830
4835
4840
4845
4850
4855
4860
4865
4870
4875
4880
4885
4890
4895
4900
4905
4910
4915
4920
4925
4930
4935
4940
4945
4950
4955
4960
4965
4970
4975
4980
4985
4990
4995
5000
5005
5010
5015
5020
5025
5030
5035
5040
5045
5050
5055
5060
5065
5070
5075
5080
5085
5090
5095
5100
5105
5110
5115
5120
5125
5130
5135
5140
5145
5150
5155
5160
5165
5170
5175
5180
5185
5190
5195
5200
5205
5210
5215
5220
5225
5230
5235
5240
5245
5250
5255
5260
5265
5270
5275
5280
5285
5290
5295
5300
5305
5310
5315
5320
5325
5330
5335
5340
5345
5350
5355
5360
5365
5370
5375
5380
5385
5390
5395
5400
5405
5410
5415
5420
5425
5430
5435
5440
5445
5450
5455
5460
5465
5470
5475
5480
5485
5490
5495
5500
5505
5510
5515
5520
5525
5530
5535
5540
5545
5550
5555
5560
5565
5570
5575
5580
5585
5590
5595
5600
5605
5610
5615
5620
5625
5630
5635
5640
5645
5650
5655
5660
5665
5670
5675
5680
5685
5690
5695
5700
5705
5710
5715
5720
5725
5730
5735
5740
5745
5750
5755
5760
5765
5770
5775
5780
5785
5790
5795
5800
5805
5810
5815
5820
5825
5830
5835
5840
5845
5850
5855
5860
5865
5870
5875
5880
5885
5890
5895
5900
5905
5910
5915
5920
5925
5930
5935
5940
5945
5950
5955
5960
5965
5970
5975
5980
5985
5990
5995
6000
6005
6010
6015
6020
6025
6030
6035
6040
6045
6050
6055
6060
6065
6070
6075
6080
6085
6090
6095
6100
6105
6110
6115
6120
6125
6130
6135
6140
6145
6150
6155
6160
6165
6170
6175
6180
6185
6190
6195
6200
6205
6210
6215
6220
6225
6230
6235
6240
6245
6250
6255
6260
6265
6270
6275
6280
6285
6290
6295
6300
6305
6310
6315
6320
6325
6330
6335
6340
6345
6350
6355
6360
6365
6370
6375
6380
6385
6390
6395
6400
6405
6410
6415
6420
6425
6430
6435
6440
6445
6450
6455
6460
6465
6470
6475
6480
6485
6490
6495
6500
6505
6510
6515
6520
6525
6530
6535
6540
6545
6550
6555
6560
6565
6570
6575
6580
6585
6590
6595
6600
6605
6610
6615
6620
6625
6630
6635
6640
6645
6650
6655
6660
6665
6670
6675
6680
6685
6690
6695
6700
6705
6710
6715
6720
6725
6730
6735
6740
6745
6750
6755
6760
6765
6770
6775
6780
6785
6790
6795
6800
6805
6810
6815
6820
6825
6830
6835
6840
6845
6850
6855
6860
6865
6870
6875
6880
6885
6890
6895
6900
6905
6910
6915
6920
6925
6930
6935
6940
6945
6950
6955
6960
6965
6970
6975
6980
6985
6990
6995
7000
7005
7010
7015
7020
7025
7030
7035
7040
7045
7050
7055
7060
7065
7070
7075
7080
7085
7090
7095
7100
7105
7110
7115
7120
7125
7130
7135
7140
7145
7150
7155
7160
7165
7170
7175
7180
7185
7190
7195
7200
7205
7210
7215
7220
7225
7230
7235
7240
7245
7250
7255
7260
7265
7270
7275
7280
7285
7290
7295
7300
7305
7310
7315
7320
7325
7330
7335
7340
7345
7350
7355
7360
7365
7370
7375
7380
7385
7390
7395
7400
7405
7410
7415
7420
7425
7430
7435
7440
7445
7450
7455
7460
7465
7470
7475
7480
7485
7490
7495
7500
7505
7510
7515
7520
7525
7530
7535
7540
7545
7550
7555
7560
7565
7570
7575
7580
7585
7590
7595
7600
7605
7610
7615
7620
7625
7630
7635
7640
7645
7650
7655
7660
7665
7670
7675
7680
7685
7690
7695
7700
7705
7710
7715
7720
7725
7730
7735
7740
7745
7750
7755
7760
7765
7770
7775
7780
7785
7790
7795
7800
7805
7810
7815
7820
7825
7830
7835
7840
7845
7850
7855
7860
7865
7870
7875
7880
7885
7890
7895
7900
7905
7910
7915
7920
7925
7930
7935
7940
7945
7950
7955
7960
7965
7970
7975
7980
7985
7990
7995
8000
8005
8010
8015
8020
8025
8030
8035
8040
8045
8050
8055
8060
8065
8070
8075
8080
8085
8090
8095
8100
8105
8110
8115
8120
8125
8130
8135
8140
8145
8150
8155
8160
8165
8170
8175
8180
8185
8190
8195
8200
8205
8210
8215
8220
8225
8230
8235
8240
8245
8250
8255
8260
8265
8270
8275
8280
8285
8290
8295
8300
8305
8310
8315
8320
8325
8330
8335
8340
8345
8350
8355
8360
8365
8370
8375
8380
8385
8390
8395
8400
8405
8410
8415
8420
8425
8430
8435
8440
8445
8450
8455
8460
8465
8470
8475
8480
8485
8490
8495
8500
8505
8510
8515
8520
8525
8530
8535
8540
8545
8550
8555
8560
8565
8570
8575
8580
8585
8590
8595
8600
8605
8610
8615
8620
8625
8630
8635
8640
8645
8650
8655
8660
8665
8670
8675
8680
8685
8690
8695
8700
8705
8710
8715
8720
8725
8730
8735
8740
8745
8750
8755
8760
8765
8770
8775
8780
8785
8790
8795
8800
8805
8810
8815
8820
8825
8830
8835
8840
8845
8850
8855
8860
8865
8870
8875
8880
8885
8890
8895
8900
8905
8910
8915
8920
8925
8930
8935
8940
8945
8950
8955
8960
8965
8970
8975
8980
8985
8990
8995
9000
9005
9010
9015
9020
9025
9030
9035
9040
9045
9050
9055
9060
9065
9070
9075
9080
9085
9090
9095
9100
9105
9110
9115
9120
9125
9130
9135
9140
9145
9150
9155
9160
9165
9170
9175
9180
9185
9190
9195
9200
9205
9210
9215
9220
9225
9230
9235
9240
9245
9250
9255
9260
9265
9270
9275
9280
9285
9290
9295
9300
9305
9310
9315
9320
9325
9330
9335
9340
9345
9350
9355
9360
9365
9370
9375
9380
9385
9390
9395
9400
9405
9410
9415
9420
9425
9430
9435
9440
9445
9450
9455
9460
9465
9470
9475
9480
9485
9490
9495
9500
9505
9510
9515
9520
9525
9530
9535
9540
9545
9550
9555
9560
9565
9570
9575
9580
9585
9590
9595
9600
9605
9610
9615
9620
9625
9630
9635
9640
9645
9650
9655
9660
9665
9670
9675
9680
9685
9690
9695
9700
9705
9710
9715
9720
9725
9730
9735
9740
9745
9750
9755
9760
9765
9770
9775
9780
9785
9790
9795
9800
9805
9810
9815
9820
9825
9830
9835
9840
9845
9850
9855
9860
9865
9870
9875
9880
9885
9890
9895
9900
9905
9910
9915
9920
9925
9930
9935
9940
9945
9950
9955
9960
9965
9970
9975
9980
9985
9990
9995
10000
10005
10010
10015
10020
10025
10030
10035
10040
10045
10050
10055
10060
10065
10070
10075
10080
10085
10090
10095
10100
10105
10110
10115
10120
10125
10130
10135
10140
10145
10150
10155
10160
10165
10170
10175
10180
10185
10190
10195
10200
10205
10210
10215
10220
10225
10230
10235
10240
10245
10250
10255
10260
10265
10270
1

In another embodiment, the method includes configuring the MOSFET as a power switch and integrating the MOSFET into a power converter.

In another aspect, the present invention provides a power
5 converter that includes an isolation transformer, a primary side power switch coupled to a primary winding of the isolation transformer and a secondary side power switch coupled to a secondary winding of the isolation transformer. It should be understood that any switch employed in the power converter may include the a lateral MOSFET as provided by the present invention. The power converter further includes a drive circuit coupled to the secondary side power switch. The drive circuit preferably includes a CMOS device formed on a silicon substrate and has an operating voltage that is lower than the breakdown voltage of the MOSFET. An
10 output inductor coupled to the secondary side power switch and an output capacitor coupled to the output inductor also form a part of the power converter.

The MOSFET incorporated into the power converter preferably includes a silicon carbide layer located over or within the
20 substrate, a gate formed on the silicon carbide layer, and source and drain regions located in the silicon carbide layer and laterally offset from the gate. In such embodiments, the operating

voltage may range from about 3 volts to 5 volts while the breakdown voltage may range from about 10 volts to 30 volts.

As with previous embodiments, the MOSFET may further include a buried oxide layer, which may be located in the substrate. Additionally, the source and drain regions may be doped with an N-type dopant, while the tub in which the source and drain regions are formed may be doped with a P-type dopant. In those embodiments where the silicon is formed on a silicon substrate, a 3C silicon carbide is formed.

In yet another aspect, the present invention provides a method of forming a power converter. In a preferred embodiment, the method includes forming an isolation transformer, forming a primary side power switch coupled to a primary winding of the isolation transformer and forming a secondary side power switch coupled to a secondary winding of the isolation transformer. It should be understood that any switch employed in the power converter may be a lateral MOSFET as provided by the present invention. The method further comprises forming a drive circuit coupled to the secondary side power switch, including a CMOS device formed on a silicon substrate and having an operating voltage, wherein the MOSFET has a breakdown voltage higher than the operating voltage of the CMOS device, forming an output inductor coupled to the secondary side

power switch, and forming an output capacitor coupled to the output inductor, the secondary side power switch.

Another aspect of this particular method includes annealing the source and drain regions at about 1200°C and may also include forming an oxide layer over the silicon carbide layer employing chemical vapor deposition. Preferably, the oxide layer is annealed at about 950°C.

The foregoing has outlined, rather broadly, preferred and alternative features of the present invention so that those skilled in the art may better understand the detailed description of the invention that follows. Additional features of the invention will be described hereinafter that form the subject of the claims of the invention. Those skilled in the art should appreciate that they can readily use the disclosed conception and specific embodiment as a basis for designing or modifying other structures for carrying out the same purposes of the present invention. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the invention in its broadest form.

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:

5 FIGURE 1 illustrates a semiconductor wafer including an embodiment of a lateral MOSFET constructed in accordance with the principles of the present invention;

FIGURE 2A illustrates a sectional view of a MOSFET covered by the present invention an intermediate stage of manufacture;

10 FIGURE 2B illustrates a sectional view of the MOSFET of FIGURE 2A at a subsequent intermediate stage of manufacture;

FIGURE 2C illustrates a sectional view of the MOSFET of FIGURE 2B at a subsequent intermediate stage of manufacture;

15 FIGURE 2D illustrates a sectional view of the MOSFET of FIGURE 2C at a subsequent intermediate stage of manufacture;

FIGURE 2E illustrates a sectional view of another embodiment of the MOSFET as covered by the present invention;

FIGURE 2F illustrates a sectional view of another embodiment of the MOSFET as covered by the present invention;

20 FIGURE 3A illustrates an embodiment of a semiconductor wafer showing an integrated structure employing a silicon carbide lateral

MOSFET and CMOS devices constructed in accordance with the principles of the present invention;

FIGURE 3B illustrates another embodiment of a semiconductor wafer showing an integrated structure employing a silicon carbide lateral MOSFET and CMOS devices constructed in accordance with the principles of the present invention and having an insulator incorporated therein; and

FIGURE 4 illustrates a schematic diagram of a power converter into which the previously discussed MOSFET and CMOS devices may be incorporated.

DETAILED DESCRIPTION

Referring initially to FIGURE 1, illustrated is a semiconductor wafer 100 including an embodiment of a lateral MOSFET 107 constructed in accordance with the principles of the present invention. The semiconductor wafer 100 includes a substrate 105 and the lateral MOSFET 107, which is formed over the substrate 105. In the present embodiment, the lateral MOSFET 107 includes a silicon carbide layer 110 located over the substrate 105. The lateral MOSFET has a gate 121. The gate 121 is formed having a gate layer 120 on a gate oxide layer 115, which is formed on the silicon carbide layer 110. Source and drain regions 125, 130 respectively, are conventionally formed in the silicon carbide layer 110. The source and drain regions 125, 130 are laterally offset from the gate as shown and are in contact with the gate 121.

In the illustrated embodiment, the substrate 105 and the silicon carbide layer 110 are doped with a P-type dopant, such as aluminum or boron. The gate structure 121 is preferably of conventional design and formed by conventional processes and may include a poly-silicon gate formed silicon dioxide gate oxide. The source and drain regions 125, 130 are conventionally implanted in the silicon carbide layer 110 as shown. The source and drain regions 125, 130 are preferably doped with an N-type dopant, such

as nitrogen, arsenic or phosphorous. Of course, other materials may be used as the N-type dopants or the P-type dopants.

The present invention, therefore, employs silicon carbide in the lateral MOSFET 107 to increase the breakdown voltage of the lateral MOSFET 107. The breakdown voltage of the lateral MOSFET 107 is typically in the range of about 10 volts to 30 volts or higher as previously discussed. This range of breakdown voltage is determined by the doping parameters of the silicon carbide layer 110 and the size of the gate geometry being applied. The breakdown voltage of the lateral MOSFET 107 is typically chosen to be substantially above an operating voltage determined by other conventionally-formed devices, such as a CMOS that may also be employed in the semiconductor wafer 100.

The breakdown voltage is a critical parameter affecting a range of applications for the lateral MOSFET 107. An application of particular importance encompasses an embodiment of the present invention wherein the lateral MOSFET 107 is employed as a switch in a power related application, such as a power converter. The lateral MOSFET 107 offers an additional advantage along with higher breakdown voltage. The total on-resistance of the MOSFET 107, when used as a switch, is inherently lower than the total resistance associated with vertically structured devices or lateral devices on silicon with the same breakdown voltage. The total on-resistance

of the MOSFET 107 is typically composed of just a channel resistance (often designated R_{CH}) between the source 125 and the drain 130. An inherently lower on-resistance raises the efficiency of the lateral MOSFET 107 as a power switch compared to a typical vertically structured device and in other switching applications, as well.

In an alternate embodiment to be illustrated and discussed, the ability to integrate the lateral MOSFET 107 and CMOS devices into the semiconductor wafer 100 allows power supplies to be located in close proximity to their load circuits. This capability is extremely valuable, since it allows the diverse power requirements for groups of CMOS devices having different operating voltages to be accommodated on the semiconductor wafer 100. Separate power supplies for groups of CMOS devices having the same operating voltage allows the groups to be better isolated electrically thereby reducing and containing inherent noise interference on the semiconductor wafer 100.

Turning now to FIGURES 2A through 2D, illustrated are sectional views of a MOSFET 200 covered by the present invention at various stages of manufacture. In FIGURE 2A, illustrated is a substrate 205 and a silicon carbide layer 210. The silicon carbide layer 210 is formed on the substrate 205 by growing a cubic crystalline silicon carbide in the presence of a P-type dopant,

such as aluminum or boron, thereby forming a tub for further implantation. In a preferred embodiment, the deposition of the silicon carbide layer 210 may be carried out in a quartz reaction tube at a temperature of about 900°C with trimethoilsilane as a source gas or using other conventional methods. As previously mentioned, the silicon carbide layer 110 provides distinct advantages over prior art materials, such as silicon, in that it provides a much higher breakdown field. Moreover, due to its configuration, the MOSFET is capable of behaving like an NMOS device, but is capable of holding off a much higher voltage than a typical NMOS device. These aspects allow the MOSFET to be easily integrated into a CMOS device with applications toward various technologies requiring high breakdown voltages, such as power converters.

Following the formation of the silicon carbide layer 210, a photoresist layer 215 is then conventionally deposited on the silicon carbide layer 210 and patterned as show in FIGURE 2B. FIGURE 2C illustrates the MOSFET 200 wherein an unwanted portion of the silicon carbide layer 210 has been conventionally etched away and the photoresist layer 215 has been removed, thereby defining the area for the silicon carbide lateral MOSFET.

FIGURE 2D illustrates the MOSFET 200 wherein a source 225 and a drain 230 are formed by implanting an N-type dopant into the

silicon carbide layer 210. The N-type dopant is preferably phosphorous. Of course, nitrogen or another N-type dopant may be used as appropriate. The source 225 and the drain 230 regions are then annealed at about 1200°C to activate the dopant. A silicon carbide base is thus provided on which the lateral MOSFET 107 that is suitable for use in devices requiring high breakdown voltages is subsequently formed.

FIGURE 2E illustrates yet another embodiment, in which the MOSFET device 200 may be formed over a substrate having an insulator layer 240 formed therein, which is typically known as a buried oxide layer or a silicon-on-insulator. The insulator layer 240 is conventionally formed prior to the formation of the silicon carbide layer 210. The insulator layer 240 provides the advantage of reducing the overall parasitic capacitance that exists in integrated circuit devices.

FIGURE 2F illustrates still another embodiment, in which the MOSFET device 200 may be formed within a substrate 205 having an insulator layer 240 formed therein, which was discussed in FIGURE 2E. In such embodiments, a silicon trench 209 is conventionally formed in the substrate 205 prior to the formation of the silicon carbide layer 210. The silicon carbide layer 210 is then deposited in the silicon trench 209. Of course, another embodiment of the present invention may form the silicon trench 209 and the silicon

carbide layer 210 within a substrate that does not have the insulator layer 240. Following the formation of the silicon carbide layer 210, a gate is formed on the silicon carbide layer 210 in the manner discussed herein for other embodiments.

5 Turning now to FIGURE 3A, illustrated is an embodiment of a semiconductor wafer showing an integrated structure employing a silicon carbide lateral MOSFET 307 and silicon CMOS devices 334, 345 constructed in accordance with the principles of the present invention. In this particular embodiment, the semiconductor wafer 10 300 includes a P-type doped silicon substrate 305 having first and second CMOS devices 334, 345 and a silicon carbide lateral MOSFET 307 as provided by the present invention formed thereon. The first CMOS device 334 is a PMOS transistor, and the second CMOS device 15 345 is an NMOS transistor, both of which are of conventional design and formed by conventional processes. As such, the first CMOS device 334 includes an N-doped tub region 335, a gate 338 and P-doped source and drain regions 336, 339 in contact with the gate 338. The second CMOS device 345 includes a P-doped tub region 340, a gate 343 and N-doped source and drain regions 341, 344 in contact 20 with the gate 343. In this particular embodiment, the silicon carbide lateral MOSFET 307, includes a silicon carbide layer 310 containing a P-type dopant, a gate 321 and N-doped source and drain regions 325, 330 in contact with the gate 321. The gates 338, 343

and 321 are poly-silicon formed over a gate oxide such as silicon dioxide.

In this particular configuration, the lateral MOSFET 307 may have a breakdown voltage of about 10 volts to 30 volts, or higher, that is substantially higher than the operating voltage of about 3 volts to 5 volts for the first and second CMOS devices 334, 345. In the illustrated embodiment, the lateral MOSFET 307 may be employed as a power switch in a power converter. This aspect of the present invention is later discussed in more detail.

A method for constructing the semiconductor wafer 300 incorporates the figures as depicted in FIGURES 2A through 2D to construct the silicon carbide lateral MOSFET 307, up to the silicon carbide layer gate level, which is later defined. Once the silicon carbide layer 310 has been constructed, the first and second CMOS devices 334, 345 are then conventionally constructed on the substrate 305 up to the ohmic contacts, which are later defined. Following the formation of the CMOS devices 334, 345, a plasma enhanced tetraethyl orthosilicate oxide (PETEOS) layer 346 is conventionally deposited over the CMOS devices 334, 345 to isolate them from the MOSFET 307 gate oxide and gate formation processes. A MOSFET 307 gate oxide layer is first deposited followed by a 950°C re-ox anneal. Then, a MOSFET 307 gate layer, such as polysilicon is then deposited over the gate oxide layer. These

layers are then conventionally patterned and etched to form a gate oxide layer 315 and a gate 320 as shown in FIGURE 3A. Metal ohmic contacts, which are not shown, are then formed for the lateral MOSFET 307 and annealed in argon at about 900°C, which are followed by the formation of CMOS device ohmic contacts that are annealed at about 450°C. FIGURE 3B simply illustrates how the previously discussed insulator layer 350 might appear in one embodiment where the MOSFET device 307 is integrated into a CMOS circuit.

Turning now to FIGURE 4, there is illustrated a schematic diagram of a power converter 400 into which the previously discussed MOSFET and CMOS devices may be incorporated. In the illustrated embodiment, the power converter 400 includes an isolation transformer 410, a primary side power switch 415 coupled to a primary winding 420 of the isolation transformer 410. The power converter 400 further includes a secondary side power switch 425 that is coupled to a secondary winding 430 of the isolation transformer 410. It should be understood that any of the switches employed in the power converter 400 may include the MOSFET covered by the present invention, which has been described above.

The power converter 400, in a preferred embodiment, further includes a primary side control drive circuit 435 coupled to the primary side power switch 415 and a secondary drive circuit 440 coupled to the secondary side power switch 425. In a preferred

embodiment, either or both of the drive circuits 435, 440 may include a CMOS device, which is preferably formed on the same silicon substrate as the MOSFET. The CMOS device preferably has an operating voltage that is lower than a breakdown voltage of the MOSFET. As discussed above, the breakdown voltage of the MOSFET is preferably substantially higher than the operating voltage of the CMOS device. The power converter 400 further includes an output inductor 445 coupled to the secondary side power switch 425 and an output capacitor 450 coupled to the output inductor 440.

Those skilled in the art should understand that the previously described embodiment of the power converter is submitted for illustrative purposes only and other power converter topologies such as half bridge, full bridge, flyback, and boost converter topologies employing discrete or integrated magnetics are well within the broad scope of the present invention. Additionally, exemplary embodiments of the present invention have been illustrated with reference to specific electronic components. Those skilled in the art are aware, however, that components may be substituted (not necessarily with components of the same type) to create desired conditions or accomplish desired results. For instance, multiple components may be substituted for a single component and vice-versa.

Although the present invention has been described in detail, those skilled in the art should understand that they can make various changes, substitutions and alterations herein without departing from the spirit and scope of the invention in its broadest form.

SECRET - 69834450